summaryrefslogtreecommitdiff
path: root/sound/soc/codecs/Patch_base_pop_Rate48_pps_driver.h
blob: c2c3d0a1df8442802365a462575a59088e08990d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
/*
 * linux/sound/soc/codecs/Patch_base_pop_Rate48_pps_driver.h
 *
 *
 * Copyright (C) 2011 Texas Instruments, Inc.
 *
 * This package is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * THIS PACKAGE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
 * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 *
*/

reg_value pop_A_reg_values[] = {
};
#define miniDSP_A_reg_values_COEFF_START   0
#define miniDSP_A_reg_values_COEFF_SIZE    0
#define miniDSP_A_reg_values_INST_START    0
#define miniDSP_A_reg_values_INST_SIZE     0

reg_value pop_D_reg_values[] = {
	{  0, 0x0},
	{  0x7F, 0x50},
	{  0, 0x01},
	{ 36, 0x40},
	{ 37, 0x00},
	{ 38, 0x00},
	{ 39, 0x00},
	{ 40, 0x20},
	{ 41, 0x00},
	{ 42, 0x00},
	{ 43, 0x00},
	{ 44, 0x00},
	{ 45, 0x00},
	{ 46, 0x00},
	{ 47, 0x00},
	{ 48, 0xD8},
	{ 49, 0x00},
	{ 50, 0x00},
	{ 51, 0x00},
	{ 52, 0xB0},
	{ 53, 0x00},
	{ 54, 0x00},
	{ 55, 0x00},
	{  0, 0x09},
	{100, 0x40},
	{101, 0x00},
	{102, 0x00},
	{103, 0x00},
	{104, 0x20},
	{105, 0x00},
	{106, 0x00},
	{107, 0x00},
	{108, 0x00},
	{109, 0x00},
	{110, 0x00},
	{111, 0x00},
	{112, 0xD8},
	{113, 0x00},
	{114, 0x00},
	{115, 0x00},
	{116, 0xB0},
	{117, 0x00},
	{118, 0x00},
	{119, 0x00},
	{  0, 0x0},
	{  0x7F, 0x3C},
	{  0, 0x01},
	{ 24, 0x40},
	{ 25, 0x00},
	{ 26, 0x00},
	{ 27, 0x00},
	{ 28, 0x20},
	{ 29, 0x00},
	{ 30, 0x00},
	{ 31, 0x00},
	{ 32, 0x00},
	{ 33, 0x00},
	{ 34, 0x00},
	{ 35, 0x00},
	{ 36, 0xD8},
	{ 37, 0x00},
	{ 38, 0x00},
	{ 39, 0x00},
	{ 40, 0xB0},
	{ 41, 0x00},
	{ 42, 0x00},
	{ 43, 0x00},
};
#define miniDSP_D_reg_values_COEFF_START   0
#define miniDSP_D_reg_values_COEFF_SIZE    67
#define miniDSP_D_reg_values_INST_START    67
#define miniDSP_D_reg_values_INST_SIZE     0