summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRussell Robinson Jr <rrobinson@phytec.com>2013-09-11 15:13:07 -0700
committerAnthony Felice <tony.felice@timesys.com>2013-09-17 14:48:29 -0400
commite7520102c426711434e085beadc2cc2172fc76b5 (patch)
tree8a29f7d22abdccbb656ccb859140c083b68d2f6d
parentacd3d028013c50da0a67e233a20e2ddd4cded386 (diff)
pcl052: fix pcl052 boards.cfg entry and mtd info
Signed-off-by: Russell Robinson Jr <rrobinson@phytec.com>
-rw-r--r--boards.cfg2
-rw-r--r--include/configs/pcl052.h5
2 files changed, 3 insertions, 4 deletions
diff --git a/boards.cfg b/boards.cfg
index 2cc52a9aa3..0153d2477c 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -193,7 +193,7 @@ highbank arm armv7 highbank -
efikamx arm armv7 efikamx - mx5 efikamx:MACH_TYPE=MACH_TYPE_MX51_EFIKAMX,IMX_CONFIG=board/efikamx/imximage_mx.cfg
efikasb arm armv7 efikamx - mx5 efikamx:MACH_TYPE=MACH_TYPE_MX51_EFIKASB,IMX_CONFIG=board/efikamx/imximage_sb.cfg
pcm052 arm armv7 pcm052 phytec vybrid pcm052:SYS_TEXT_BASE=0x3F000800,IMX_CONFIG=board/phytec/pcm052/pcm052image.cfg
-pcl052 arm armv7 pcl052 phytec vybrid pcl052:SYS_TEXT_BASE=0x3F000800,IMX_CONFIG=board/phytec/pcl052/pc.052image.cfg
+pcl052 arm armv7 pcl052 phytec vybrid pcl052:SYS_TEXT_BASE=0x3F000800,IMX_CONFIG=board/phytec/pcl052/pcl052image.cfg
vybrid_auto arm armv7 vybrid_auto freescale vybrid vybrid_auto:SYS_TEXT_BASE=0x3F000800,IMX_CONFIG=board/freescale/vybrid_auto/vybridimage.cfg
vybrid_auto_iram arm armv7 vybrid_auto freescale vybrid vybrid_auto_iram:SYS_TEXT_BASE=0x3F000400,IMX_CONFIG=board/freescale/vybrid_auto/vybridimage.cfg
vybrid arm armv7 vybrid freescale vybrid vybrid:SYS_TEXT_BASE=0x3F000800,IMX_CONFIG=board/freescale/vybrid/vybridimage.cfg
diff --git a/include/configs/pcl052.h b/include/configs/pcl052.h
index 4fb2dd74eb..dbfa03b966 100644
--- a/include/configs/pcl052.h
+++ b/include/configs/pcl052.h
@@ -112,13 +112,12 @@
#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_DEVICE
#define CONFIG_MTD_PARTITIONS
-#define MTDIDS_DEFAULT "nand0=NAND,nor0=qspi0-a,nor1=qspi0-b"
+#define MTDIDS_DEFAULT "nand0=NAND"
#define MTDPARTS_DEFAULT "mtdparts=NAND:256k(spare)"\
",256k(bootloader)"\
",128k(env)"\
",4m(kernel)"\
- ",-(rootfs)"\
- ",qspi0-a:-(jffs2),qspio0-b:-(jffs2)"
+ ",-(rootfs)"
#define NORMAL_MTDPARTS_DEFAULT MTDPARTS_DEFAULT
#ifdef CONFIG_CMD_NAND
#define CONFIG_JFFS2_NAND