diff options
| author | Marcel Ziswiler <marcel.ziswiler@toradex.com> | 2015-08-18 10:51:00 +0200 |
|---|---|---|
| committer | Marcel Ziswiler <marcel.ziswiler@toradex.com> | 2017-01-11 21:27:15 +0100 |
| commit | d74c47c3647f9c11154e1d0bdcfabab819266d5c (patch) | |
| tree | 1ebae3da9bf8cec7f5f1c8103e619295a7ecaf9f /include/configs/colibri_t20.h | |
| parent | ea16d8f07e828ea00cfac4c07c75f62723ffbb25 (diff) | |
colibri_t20: implement early pmic rail configuration
Implement early TPS6586X PMIC rail configuration setting SM0 being
VDD_CORE_1.2V to 1.2 volts and SM1 being VDD_CPU_1.0V to 1.0 volts.
While those are PMIC power-up defaults the SoC might have been reset
separately with certain rails being left at lower DVFS states which
is e.g. the case upon watchdog reset while otherwise nearly idling.
(cherry picked from commit f7c3186985ebb244d075b04ed7c055f39f485670)
Diffstat (limited to 'include/configs/colibri_t20.h')
| -rw-r--r-- | include/configs/colibri_t20.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/include/configs/colibri_t20.h b/include/configs/colibri_t20.h index d84850a28f..36359fc0a1 100644 --- a/include/configs/colibri_t20.h +++ b/include/configs/colibri_t20.h @@ -14,6 +14,8 @@ #undef CONFIG_SYS_DCACHE_OFF /* breaks L4T kernel boot */ #define CONFIG_ARCH_MISC_INIT +#define CONFIG_TEGRA_EARLY_TPS6586X + /* High-level configuration options */ #define CONFIG_DISPLAY_BOARDINFO_LATE /* Calls show_board_info() */ |