summaryrefslogtreecommitdiff
path: root/board/freescale/imx8mq_arm2/spl.c
AgeCommit message (Collapse)Author
2018-10-11MLK-19881 imx8mq_arm2: Fix SPL issue to support uuuYe Li
The codes in imx8mq ARM2 SPL still return back to ROM when booting from usb serial download. This is old way to support mfgtool not uuu. Update the codes to support uuu when SPL SDP is enabled. Signed-off-by: Ye Li <ye.li@nxp.com> (cherry picked from commit ad4444fe64dcfe18da49b8bf4fa2e97100ffd936)
2018-04-27MLK-17153-2 imx8mq_arm2: Resolve malloc memory problem for SPL NAND bootYe Li
When using SPL NAND boot, the required malloc memory is larger than SD/eMMC boot. Since we have used out OCRAM (for ATF) and OCRAM_S, there is no enough memory could be allocated. The solution is moving the malloc memory pool to DDR. The malloc pool is initialized in board_init_r, so we moved the VDD_DRAM adjustment and DDR init to board_init_f. Then the DDR can setup before memory pool initialization. Because the i2c and PMIC driver needs to malloc data, this change has to enable malloc_f pool by setting CONFIG_MALLOC_F_ADDR to previous malloc address on OCRAM_S. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Peng Fan <peng.fan@nxp.com> (cherry picked from commit ab1895fb5e38d216ff86de292a44776099d159ab)
2018-04-27MLK-17109-4 imx8mq_arm2: Add i.MX8MQ DDR3L and DDR4 ARM2 boards supportYe Li
Add board codes, configurations, DTS and DDR initialization codes for the DDR3L and DDR4 ARM2 boards. Supported modules - DDR3L ARM2: Two RANK DDR3L, QSPI B, eMMC/SD, RMII ENET, UART. - DDR4 ARM2: Two RANK DDR4, SD, NAND, RGMII ENET, UART. NAND read/write/erase is ok in u-boot, NAND SPL boot will be tested later when tool is ready. Signed-off-by: Ye Li <ye.li@nxp.com> Acked-by: Peng Fan <peng.fan@nxp.com>