summaryrefslogtreecommitdiff
path: root/arch/arm/dts/avnet-ultrazedev-som-v1.0.dtsi
blob: cbcb290a5c8386e36f41b2686d27e33448a12af9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
// SPDX-License-Identifier: GPL-2.0+ OR X11

/*
 * UltraZed-EV SoM v1
 * http://ultrazed.org/product/ultrazed-ev
 */

/dts-v1/;

#include "zynqmp.dtsi"
#include "zynqmp-clk-ccf.dtsi"

/ {
	model = "Avnet UltraZed EV SoM v1.0";
	compatible = "avnet,ultrazedev-som-v1.0", "xlnx,zynqmp";
	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>, /* 2 GB @ offset 0 */
		      <0x8 0x0 0x0 0x80000000>; /* 2 GB @ offset 32GB */
	};
};

&i2c1 {
	clock-frequency = <400000>;
	status = "okay";

	i2cswitch@70 {
		compatible = "nxp,pca9543";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;

		/* I2C connected to Carrier Card via JX3A1/JX3C1 */
		i2c_cc: i2c@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

/* Marvell 88E1512-A0-NNP2I000 Ethernet PHY */
&gem3 {
	phy-mode = "rgmii-id";
	phy-handle = <&gem3phy>;
	gem3phy: ethernet-phy@0 {
		reg = <0>;
	};
};

/* Micron MTFC8GAKAJCN-4M 8 GB eMMC */
&sdhci0 {
	status = "okay";
	xlnx,mio-bank = <0>;
	clock-frequency = <199998000>;
};