1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2021 NXP
*/
#include <log.h>
#include <asm/io.h>
#include <linux/delay.h>
#include "upower_soc_defs.h"
#include "upower_api.h"
#include "upower_defs.h"
#define UPOWER_AP_MU1_ADDR 0x29280000
static struct MU_tag *muptr = (struct MU_tag *)UPOWER_AP_MU1_ADDR;
extern void upwr_txrx_isr(void);
void upower_apd_inst_isr(upwr_isr_callb txrx_isr, upwr_isr_callb excp_isr)
{
printf("%s: entry\n", __func__);
}
void upower_wait_resp(void)
{
while(muptr->RSR.B.RF0 == 0) {
debug("%s: poll the mu:%x\n", __func__, muptr->RSR.R);
udelay(100);
}
upwr_txrx_isr();
}
void usr_upwr_callb(upwr_sg_t sg, uint32_t func, upwr_resp_t errcode, int ret)
{
}
u32 upower_status(int status)
{
u32 ret = -1;
switch(status) {
case 0:
debug("%s: finished successfully!\n", __func__);
ret = 0;
break;
case -1:
printf("%s: memory allocation or resource failed!\n", __func__);
break;
case -2:
printf("%s: invalid argument!\n", __func__);
break;
case -3:
printf("%s: called in an invalid API state!\n", __func__);
break;
default:
printf("%s: invalid return status\n", __func__);
break;
}
return ret;
}
void user_upwr_rdy_callb(uint32_t soc, uint32_t vmajor, uint32_t vminor)
{
printf("%s: soc=%x\n", __func__, soc);
printf("%s: RAM version:%d.%d\n", __func__, vmajor, vminor);
}
int upower_pmic_i2c_write(u32 reg_addr, u32 reg_val)
{
int ret, ret_val;
upwr_resp_t err_code;
ret = upwr_xcp_i2c_access(0x32, 1, 1, reg_addr, reg_val, NULL);
if (ret) {
printf("pmic i2c read failed ret %d\n", ret);
return ret;
}
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_EXCEPT, NULL, &err_code, &ret_val, 1000);
if (ret != UPWR_REQ_OK) {
printk("i2c poll Faliure %d, err_code %d, ret_val 0x%x\n", ret, err_code, ret_val);
return ret;
}
debug("PMIC write reg[0x%x], val[0x%x]\n", reg_addr, reg_val);
return 0;
}
int upower_pmic_i2c_read(u32 reg_addr, u32 *reg_val)
{
int ret, ret_val;
upwr_resp_t err_code;
if (!reg_val)
return -1;
ret = upwr_xcp_i2c_access(0x32, -1, 1, reg_addr, 0, NULL);
if (ret) {
printf("pmic i2c read failed ret %d\n", ret);
return ret;
}
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_EXCEPT, NULL, &err_code, &ret_val, 1000);
if (ret != UPWR_REQ_OK) {
printk("i2c poll Faliure %d, err_code %d, ret_val 0x%x\n", ret, err_code, ret_val);
return ret;
}
*reg_val = ret_val;
debug("PMIC read reg[0x%x], val[0x%x]\n", reg_addr, *reg_val);
return 0;
}
int upower_init(void)
{
u32 fw_major, fw_minor, fw_vfixes;
u32 soc_id;
int status;
uint32_t swton;
uint64_t memon;
int ret, ret_val;
struct upwr_dom_bias_cfg_t bias;
do {
status = upwr_init(1, muptr, NULL, NULL, upower_apd_inst_isr, NULL);
if (upower_status(status)) {
printf("%s: upower init failure\n", __func__);
break;
}
soc_id = upwr_rom_version(&fw_major, &fw_minor, &fw_vfixes);
if (soc_id == 0) {
printf("%s:, soc_id not initialized\n", __func__);
break;
} else {
printf("%s: soc_id=%d\n", __func__, soc_id);
printf("%s: version:%d.%d.%d\n", __func__, fw_major, fw_minor, fw_vfixes);
}
printf("%s: start uPower RAM service\n", __func__);
status = upwr_start(1, user_upwr_rdy_callb);
upower_wait_resp();
if (upower_status(status)) {
printf("%s: upower init failure\n", __func__);
break;
}
} while(0);
swton = 0xfff80;
ret = upwr_pwm_power_on(&swton, NULL /* no memories */, NULL /* no callback */);
if (ret)
printf("Turn on switches fail %d\n", ret);
else
printf("Turn on switches ok\n");
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_PWRMGMT, NULL, NULL, &ret_val, 1000);
if (ret != UPWR_REQ_OK)
printk("Faliure %d\n", ret);
memon = 0x3FFFFFFFFFFFFCUL;
ret = upwr_pwm_power_on(NULL, (const uint32_t *)&memon /* no memories */, NULL /* no callback */);
if (ret)
printf("Turn on memories fail %d\n", ret);
else
printf("Turn on memories ok\n");
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_PWRMGMT, NULL, NULL, &ret_val, 1000);
if (ret != UPWR_REQ_OK)
printk("Faliure %d\n", ret);
mdelay(1);
ret = upwr_xcp_set_ddr_retention(APD_DOMAIN, 0, NULL);
if (ret)
printf("Clear DDR retention fail %d\n", ret);
else
printf("Clear DDR retention ok\n");
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_EXCEPT, NULL, NULL, &ret_val, 1000);
if (ret != UPWR_REQ_OK)
printk("Faliure %d\n", ret);
/* Enable AFBB for AP domain */
bias.apply = BIAS_APPLY_APD;
bias.dommode = AFBB_BIAS_MODE;
ret = upwr_pwm_chng_dom_bias(&bias, NULL);
if (ret)
printf("Enable AFBB for APD bias fail %d\n", ret);
else
printf("Enable AFBB for APD bias ok\n");
upower_wait_resp();
ret = upwr_poll_req_status(UPWR_SG_PWRMGMT, NULL, NULL, &ret_val, 1000);
if (ret != UPWR_REQ_OK)
printk("Faliure %d\n", ret);
return 0;
}
|
