summaryrefslogtreecommitdiff
path: root/examples/imx7_colibri_m4/gpio_pins.c
diff options
context:
space:
mode:
Diffstat (limited to 'examples/imx7_colibri_m4/gpio_pins.c')
-rw-r--r--examples/imx7_colibri_m4/gpio_pins.c42
1 files changed, 26 insertions, 16 deletions
diff --git a/examples/imx7_colibri_m4/gpio_pins.c b/examples/imx7_colibri_m4/gpio_pins.c
index 3e2d167..f500963 100644
--- a/examples/imx7_colibri_m4/gpio_pins.c
+++ b/examples/imx7_colibri_m4/gpio_pins.c
@@ -31,28 +31,38 @@
#include <assert.h>
#include "gpio_pins.h"
+gpio_config_t gpioLed = {
+ "EXT_IO0 LED", /* name */
+ &IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02, /* muxReg */
+ 0, /* muxConfig */
+ &IOMUXC_LPSR_SW_PAD_CTL_PAD_GPIO1_IO02, /* padReg */
+ 0, /* padConfig */
+ GPIO1, /* base */
+ 2 /* pin */
+};
+
gpio_config_t gpioKeyFunc1 = {
- "FUNC1", /* name */
- &IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B, /* muxReg */
+ "EXT_IO1", /* name */
+ &IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL, /* muxReg */
5, /* muxConfig */
- &IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B, /* padReg */
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PS(2) | /* padConfig */
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_PE_MASK |
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_HYS_MASK,
- GPIO5, /* base */
- 11 /* pin */
+ &IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL, /* padReg */
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PS(2) | /* padConfig */
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PE_MASK |
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS_MASK,
+ GPIO2, /* base */
+ 26 /* pin */
};
gpio_config_t gpioKeyFunc2 = {
- "FUNC2", /* name */
- &IOMUXC_SW_MUX_CTL_PAD_SD2_WP, /* muxReg */
+ "EXT_IO2", /* name */
+ &IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2, /* muxReg */
5, /* muxConfig */
- &IOMUXC_SW_PAD_CTL_PAD_SD2_WP, /* padReg */
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PS(2) | /* padConfig */
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_PE_MASK |
- IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_HYS_MASK,
- GPIO5, /* base */
- 10 /* pin */
+ &IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2, /* padReg */
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PS(2) | /* padConfig */
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_PE_MASK |
+ IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCE2_HYS_MASK,
+ GPIO2, /* base */
+ 22 /* pin */
};
void configure_gpio_pin(gpio_config_t *config)