summaryrefslogtreecommitdiff
path: root/arch/arm/boot
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot')
-rw-r--r--arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-displays.dtsi13
-rw-r--r--arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-fixed.dtsi19
-rw-r--r--arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-displays.dtsi14
-rw-r--r--arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-fixed.dtsi19
4 files changed, 24 insertions, 41 deletions
diff --git a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-displays.dtsi b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-displays.dtsi
index cc48334cdc68..a951d3e21927 100644
--- a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-displays.dtsi
+++ b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-displays.dtsi
@@ -69,7 +69,7 @@
status = "okay";
nvidia,out-type = <TEGRA_DC_OUT_DP>;
nvidia,out-flags = <TEGRA_DC_OUT_CONTINUOUS_MODE>;
- nvidia,out-parent-clk = "pll_d";
+ nvidia,out-parent-clk = "pll_d_out0";
nvidia,out-max-pixclk = <3367>; /* KHZ2PICOS(297000) */
nvidia,out-align = <TEGRA_DC_ALIGN_MSB>;
nvidia,out-order = <TEGRA_DC_ORDER_RED_BLUE>;
@@ -208,4 +208,15 @@
hdmi_ddc: i2c@7000c400 {
clock-frequency = <10000>;
};
+
+ bl: backlight {
+ compatible = "pwm-backlight";
+ pwms = <&tegra_pwm 3 5000000>; /* PWM freq. 200Hz */
+
+ brightness-levels = <0 4 8 16 32 64 128 255>;
+ default-brightness-level = <6>;
+
+ enable-gpios = <&gpio TEGRA_GPIO(BB, 5) 0>;
+ power-supply = <&reg_3v3_mxm>;
+ };
};
diff --git a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-fixed.dtsi b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-fixed.dtsi
index e00f482907b7..b4c08bb002bb 100644
--- a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-fixed.dtsi
+++ b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-fixed.dtsi
@@ -206,24 +206,5 @@
};
};
- vdd_lcd_bl_en: regulator@6 {
- compatible = "regulator-fixed-sync";
- reg = <6>;
- regulator-name = "BKL1_ON";
- regulator-min-microvolt = <3300000>;
- regulator-max-microvolt = <3300000>;
- /* Apalis BKL1_ON */
- gpio = <&gpio TEGRA_GPIO(BB, 5) 0>;
- enable-active-high;
-
- consumers {
- c1 {
- regulator-consumer-supply = "vdd_lcd_bl";
- };
- c2 {
- regulator-consumer-supply = "vdd_lcd_bl_en";
- };
- };
- };
};
};
diff --git a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-displays.dtsi b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-displays.dtsi
index a7774abcda1d..7a86968c51f3 100644
--- a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-displays.dtsi
+++ b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-displays.dtsi
@@ -69,7 +69,7 @@
status = "okay";
nvidia,out-type = <TEGRA_DC_OUT_DP>;
nvidia,out-flags = <TEGRA_DC_OUT_CONTINUOUS_MODE>;
- nvidia,out-parent-clk = "pll_d";
+ nvidia,out-parent-clk = "pll_d_out0";
nvidia,out-max-pixclk = <3367>; /* KHZ2PICOS(297000) */
nvidia,out-align = <TEGRA_DC_ALIGN_MSB>;
nvidia,out-order = <TEGRA_DC_ORDER_RED_BLUE>;
@@ -208,5 +208,15 @@
hdmi_ddc: i2c@7000c700 {
clock-frequency = <10000>;
};
-
+
+ bl: backlight {
+ compatible = "pwm-backlight";
+ pwms = <&tegra_pwm 3 5000000>; /* PWM freq. 200Hz */
+
+ brightness-levels = <0 4 8 16 32 64 128 255>;
+ default-brightness-level = <6>;
+
+ enable-gpios = <&gpio TEGRA_GPIO(BB, 5) 0>;
+ power-supply = <&reg_3v3_mxm>;
+ };
};
diff --git a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-fixed.dtsi b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-fixed.dtsi
index 5639ba3c7f99..98607a7ecdc1 100644
--- a/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-fixed.dtsi
+++ b/arch/arm/boot/dts/tegra124-platforms/tegra124-apalis-v1.2-fixed.dtsi
@@ -206,24 +206,5 @@
};
};
- vdd_lcd_bl_en: regulator@6 {
- compatible = "regulator-fixed-sync";
- reg = <6>;
- regulator-name = "BKL1_ON";
- regulator-min-microvolt = <3300000>;
- regulator-max-microvolt = <3300000>;
- /* Apalis BKL1_ON */
- gpio = <&gpio TEGRA_GPIO(BB, 5) 0>;
- enable-active-high;
-
- consumers {
- c1 {
- regulator-consumer-supply = "vdd_lcd_bl";
- };
- c2 {
- regulator-consumer-supply = "vdd_lcd_bl_en";
- };
- };
- };
};
};