summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/meson8.dtsi
AgeCommit message (Expand)Author
2018-12-04ARM: dts: meson: meson8: add the CPU OPP tableMartin Blumenstingl
2018-12-04ARM: dts: meson8: add the Cortex-A9 global timerMartin Blumenstingl
2018-12-04ARM: dts: meson8: add the ARM TWD timerMartin Blumenstingl
2018-12-04ARM: dts: meson: group the Cortex-A5 / Cortex-A9 peripheralsMartin Blumenstingl
2018-11-28ARM: dts: meson: add the clock inputs for the Meson timerMartin Blumenstingl
2018-11-28ARM: dts: meson: consistently disable pin biasJerome Brunet
2018-09-04ARM: dts: meson8: fix the clock controller register sizeMartin Blumenstingl
2018-05-10ARM: dts: meson8: add the uart_A pinsMartin Blumenstingl
2018-04-27ARM: dts: meson8: add the cortex-a9-pmu compatible PMUMartin Blumenstingl
2018-02-12ARM: dts: meson8: add the USB reset lineMartin Blumenstingl
2018-02-12ARM: dts: meson8: add the reset controllerMartin Blumenstingl
2017-12-11ARM: dts: meson8: enable the GPIO interrupt controllerMartin Blumenstingl
2017-12-06ARM: dts: meson8: use stable UART bindings with correct gate clockMartin Blumenstingl
2017-12-06ARM: dts: meson: drop "sana" clock from SAR ADCXingyu Chen
2017-12-06ARM: dts: meson8: add more L2 cache settingsMartin Blumenstingl
2017-10-30Merge tag 'amlogic-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/khi...Arnd Bergmann
2017-10-29ARM: dts: meson: add the efuse nodeMartin Blumenstingl
2017-10-29ARM: dts: meson8: add support for booting the secondary CPU coresMartin Blumenstingl
2017-10-11ARM: dts: meson: add the SDIO MMC controllerMartin Blumenstingl
2017-10-11ARM: dts: meson8: remove gpio offsetJerome Brunet
2017-10-06ARM: dts: meson: add SoC information nodesMartin Blumenstingl
2017-08-01ARM: dts: meson: mark the clock controller also as reset controllerMartin Blumenstingl
2017-07-28ARM: dts: meson8: add the PWM controller nodesMartin Blumenstingl
2017-06-16ARM: dts: meson: use the real ethernet clock on Meson8 and Meson8bMartin Blumenstingl
2017-06-16ARM: dts: meson8b: add the SCU device nodeMartin Blumenstingl
2017-06-16ARM: dts: meson: add USB support on Meson8 and Meson8bMartin Blumenstingl
2017-06-16ARM: dts: meson: add the hardware random number generatorMartin Blumenstingl
2017-06-16ARM: dts: meson8: add reserved memory zonesMartin Blumenstingl
2017-06-16ARM: dts: meson: add the SAR ADCMartin Blumenstingl
2017-06-16ARM: dts: meson8: add the pins for the SDIO controllerMartin Blumenstingl
2017-06-16ARM: dts: meson8: add the PWM_E and PWM_F pinsMartin Blumenstingl
2017-06-16ARM: dts: meson: use C preprocessor friendly include syntaxMartin Blumenstingl
2017-06-16ARM: dts: meson8: fix the IR receiver pinsMartin Blumenstingl
2017-06-09ARM: dts: meson8: add and use the real clock controllerMartin Blumenstingl
2017-05-26ARM: dts: meson: Extend L2 cache controller node for Meson8 and Meson8bCarlo Caione
2017-05-26ARM: dts: meson: organize devices in their corresponding bussesMartin Blumenstingl
2017-03-28ARM: dts: meson8: Add gpio-ranges propertiesNeil Armstrong
2016-03-30ARM: dts: amlogic: Split pinctrl device for Meson8 / Meson8bCarlo Caione
2015-03-02ARM: dts: meson8: add pinctrl nodeBeniamino Galvani
2014-11-18ARM: meson: DTS: enable L2 cacheBeniamino Galvani
2014-11-18ARM: dts: add dtsi for Amlogic Meson8 SoCsBeniamino Galvani
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-21 14:02:04 +0000