summaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)Author
2022-05-12KVM: LAPIC: Enable timer posted-interrupt only when mwait/hlt is advertisedWanpeng Li
2022-05-12x86/kvm: Preserve BSP MSR_KVM_POLL_CONTROL across suspend/resumeWanpeng Li
2022-05-12kvm: x86/cpuid: Only provide CPUID leaf 0xA if host has architectural PMUSandipan Das
2022-05-09x86/cpu: Load microcode during restore_processor_state()Borislav Petkov
2022-05-09x86: __memcpy_flushcache: fix wrong alignment if size > 2^32Mikulas Patocka
2022-04-27stat: fix inconsistency between struct stat and struct compat_statMikulas Patocka
2022-04-15x86/speculation: Restore speculation related MSRs during S3 resumePawan Gupta
2022-04-15x86/pm: Save the MSR validity status at context setupPawan Gupta
2022-04-15xen: delay xen_hvm_init_time_ops() if kdump is boot on vcpu>=32Dongli Zhang
2022-04-15KVM: x86/svm: Clear reserved bits written to PerfEvtSeln MSRsJim Mattson
2022-04-15KVM: x86: Forbid VMM to set SYNIC/STIMER MSRs when SynIC wasn't activatedVitaly Kuznetsov
2022-04-15KVM: x86/mmu: do compare-and-exchange of gPTE via the user addressPaolo Bonzini
2022-04-15KVM: x86: fix sending PV IPILi RongQing
2022-04-15xen: fix is_xen_pmu()Juergen Gross
2022-04-15KVM: x86/emulator: Defer not-present segment check in __load_segment_descript...Hou Wenlong
2022-04-15KVM: x86: Fix emulation in writing cr8Zhenzhong Duan
2022-04-15perf/x86/intel/pt: Fix address filter config for 32-bit kernelAdrian Hunter
2022-03-28ACPI / x86: Work around broken XSDT on Advantech DAC-BJ01 boardMark Cilissen
2022-03-16KVM: SVM: Don't flush cache if hardware enforces cache coherency across encry...Krish Sadhukhan
2022-03-16x86/mm/pat: Don't flush cache if hardware enforces cache coherency across enc...Krish Sadhukhan
2022-03-16x86/cpu: Add hardware-enforced cache coherency as a CPUID featureKrish Sadhukhan
2022-03-16x86/cpufeatures: Mark two free bits in word 3Borislav Petkov
2022-03-11x86/speculation: Warn about eIBRS + LFENCE + Unprivileged eBPF + SMTJosh Poimboeuf
2022-03-11x86/speculation: Warn about Spectre v2 LFENCE mitigationJosh Poimboeuf
2022-03-11x86/speculation: Use generic retpoline by default on AMDKim Phillips
2022-03-11x86/speculation: Include unprivileged eBPF status in Spectre v2 mitigation re...Josh Poimboeuf
2022-03-11x86/speculation: Add eIBRS + Retpoline optionsPeter Zijlstra
2022-03-11x86/speculation: Rename RETPOLINE_AMD to RETPOLINE_LFENCEPeter Zijlstra (Intel)
2022-03-11x86,bugs: Unconditionally allow spectre_v2=retpoline,amdPeter Zijlstra
2022-03-11x86/speculation: Merge one test in spectre_v2_user_select_mitigation()Borislav Petkov
2022-03-02x86/fpu: Correct pkru/xstate inconsistencyBrian Geffon
2022-02-23KVM: x86/pmu: Use AMD64_RAW_EVENT_MASK for PERF_TYPE_RAWJim Mattson
2022-02-23Revert "svm: Add warning message for AVIC IPI invalid target"Sean Christopherson
2022-02-16KVM: nVMX: eVMCS: Filter out VM_EXIT_SAVE_VMX_PREEMPTION_TIMERVitaly Kuznetsov
2022-01-27um: registers: Rename function names to avoid conflicts and build problemsRandy Dunlap
2022-01-27x86/mce: Mark mce_read_aux() noinstrBorislav Petkov
2022-01-27x86/mce: Mark mce_end() noinstrBorislav Petkov
2022-01-27x86/mce: Mark mce_panic() noinstrBorislav Petkov
2022-01-27x86/mm: Flush global TLB when switching to trampoline page-tableJoerg Roedel
2022-01-27x86/mce/inject: Avoid out-of-bounds write when setting flagsZhang Zixun
2022-01-27x86/gpu: Reserve stolen memory for first integrated Intel GPULucas De Marchi
2022-01-20KVM: x86: remove PMU FIXED_CTR3 from msrs_to_save_allWei Wang
2022-01-20perf: Protect perf_guest_cbs with RCUSean Christopherson
2021-12-29x86/pkey: Fix undefined behaviour with PKRU_WD_BITAndrew Cooper
2021-12-17KVM: x86: Ignore sparse banks size for an "all CPUs", non-sparse IPI reqSean Christopherson
2021-12-14x86/sme: Explicitly map new EFI memmap table as encryptedTom Lendacky
2021-12-08x86/64/mm: Map all kernel memory into trampoline_pgdJoerg Roedel
2021-12-08x86/tsc: Disable clocksource watchdog for TSC on qualified platormsFeng Tang
2021-12-08x86/tsc: Add a timer to make sure TSC_adjust is always checkedFeng Tang
2021-12-08KVM: x86/pmu: Fix reserved bits for AMD PerfEvtSeln registerLike Xu