summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/video/nvidia,tegra124-dc.txt
blob: 52b8af222014b4386580bc1a191b4fafcfc75d7a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
NVIDIA Tegra124 Display Controller
==================================

1) The dc node:
 dc node must be contained in host1x parent node. This node represents
 NVIDIA Tegra124 Display controller.

 Required properties:
 - name: dc
 - compatible: Should contain "nvidia,tegra124-dc".
 - reg: Physical base address and length of the controller's registers.
 - interrupts: The interrupt outputs from the controller.
 - nvidia,memory-clients: This is the "swgroup" ID in the Tegra TRM term.
 - nvidia,dc-flags: This is to enable display controller in probe time.
   Should be TEGRA_DC_FLAG_ENABLED or 0.
 - nvidia,emc-clk-rate: Initially required embedded memory controller clk rate.
 - nvidia,cmu-enable: Toggle switch for color management unit.
 - nvidia,low-v-win: If low_v_win is set, we can lower vdd_core when that windows
   is the only one active.
 - nvidia,dc-connection: dc connection. Should be internal-lcd or external-display.
 - nvidia,out-rotation: It specifies panel rotation in degree.
 - nvidia,fb-bpp: Bits per pixel of fb.
 - nvidia,fb-flags: Window is updated in display controller device probe. Should be TEGRA_FB_FLIP_ON_PROBE,
   or 0
 - avdd_hdmi-supply: phandle to the regulator device tree node for HDMI supply voltage,
   HDMI_AVDD.
 - avdd_hdmi_pll-supply: phandle to the regulator device tree node for HDMI pll supply.
 - vdd_hdmi_5v0-supply: phandle to the regulator device tree node for HDMI 5V source.

Example

	host1x {
		/* tegradc.0 */
		dc@54200000 {
			status = "okay";
			compatible = "nvidia,tegra124-dc";
			reg = <0x54200000 0x00040000>;
			interrupts = <0 73 0x04>;
			nvidia,memory-clients = <2>;
			nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
			nvidia,emc-clk-rate = <204000000>;
			nvidia,cmu-enable = <1>;
			nvidia,low-v-win = <0x2>;
			nvidia,dc-connection = "internal-lcd";
			nvidia,fb-bpp = <32>; /* bits per pixel */
			nvidia,fb-flags = <TEGRA_FB_FLIP_ON_PROBE>;
		};
		/* tegradc.1 */
		dc@54240000 {
			status = "okay";
			compatible = "nvidia,tegra124-dc";
			reg = <0x54240000 0x00040000>;
			interrupts = <0 74 0x04>;
			nvidia,memory-clients = <3>;
			nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
			nvidia,emc-clk-rate = <300000000>;
			nvidia,dc-connection = "external-display";
			nvidia,fb-bpp = <32>; /* bits per pixel */
			nvidia,fb-flags = <TEGRA_FB_FLIP_ON_PROBE>;
			avdd_hdmi-supply = <&palmas_ldoln>;
			avdd_hdmi_pll-supply = <&palmas_ldo1>;
			vdd_hdmi_5v0-supply = <&vdd_hdmi>;
		};
	}