arch/arm64/boot/dts/freescale/imx8dxl-evk-enet0.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2020 NXP
 */

/dts-v1/;

#include "imx8dxl-evk.dts"

&reg_fec1_sel {
	status = "okay";
};

&reg_fec1_io {
	status = "okay";
};

&mii_select {
	/delete-property/ enable-active-high;
};

&eqos {
	status = "disabled";
};

&fec1 {
	assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>;
	assigned-clock-rates = <12000000>;
	phy-supply = <&reg_fec1_io>;
	status = "okay";
};

&max7322 {
	status = "okay";
};

&usdhc2 {
	status = "disabled";
};