arch/arm64/boot/dts/freescale/imx8mn-evk-iqaudio-dacplus.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2020 NXP.
 */

#include "imx8mn-evk.dts"

/ {
	reg_3v3_vext: regulator-3v3-vext {
		compatible = "regulator-fixed";
		regulator-name = "3V3_VEXT";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	sound-micfil {
		status = "disabled";
	};

	sound-pcm512x {
		compatible = "fsl,imx-audio-pcm512x";
		model = "pcm512x-audio";
		audio-cpu = <&sai5>;
		audio-codec = <&pcm512x>;
		format = "i2s";
		audio-widgets =
			"Line", "Left Line Out Jack",
			"Line", "Right Line Out Jack";
		audio-routing =
			"Left Line Out Jack", "OUTL",
			"Right Line Out Jack", "OUTR";
		dac,24db_digital_gain;
	};
};

&i2c3 {
	pcm512x: pcm512x@4c {
		compatible = "ti,pcm5122";
		reg = <0x4c>;
		AVDD-supply = <&reg_3v3_vext>;
		DVDD-supply = <&reg_3v3_vext>;
		CPVDD-supply = <&reg_3v3_vext>;
	};
};

&iomuxc {
	imx8mn-evk {
		pinctrl_sai5: sai5grp {
			fsl,pins = <
				MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC	0xd6
				MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK	0xd6
				MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0	0xd6
				MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0	0xd6
			>;
		};
	};
};

&micfil {
	status = "disabled";
};

&sai5 {
	status = "okay";
};