1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2018 NXP
*/
#include "imx8mp-evk.dts"
/ {
model = "NXP i.MX8MPlus DDR4 EVK board";
gpio-leds {
status = "disabled";
};
};
&flexspi {
status = "disabled";
};
&clk {
assigned-clocks = <&clk IMX8MP_CLK_AUDIO_AHB>,
<&clk IMX8MP_CLK_AUDIO_AXI_SRC>,
<&clk IMX8MP_AUDIO_PLL1>,
<&clk IMX8MP_AUDIO_PLL2>,
<&clk IMX8MP_VIDEO_PLL1>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL3_OUT>;
assigned-clock-rates = <400000000>,
<600000000>,
<393216000>,
<361267200>,
<1039500000>;
};
&gpmi {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpmi_nand>;
status = "okay";
nand-on-flash-bbt;
};
&gpu_2d {
assigned-clocks = <&clk IMX8MP_CLK_GPU2D_CORE>,
<&clk IMX8MP_CLK_GPU_AXI>,
<&clk IMX8MP_CLK_GPU_AHB>,
<&clk IMX8MP_GPU_PLL>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_GPU_PLL_OUT>,
<&clk IMX8MP_GPU_PLL_OUT>;
assigned-clock-rates = <800000000>, <600000000>,
<300000000>, <600000000>;
};
&gpu_3d {
assigned-clocks = <&clk IMX8MP_CLK_GPU3D_CORE>,
<&clk IMX8MP_CLK_GPU3D_SHADER_CORE>,
<&clk IMX8MP_CLK_GPU_AXI>,
<&clk IMX8MP_CLK_GPU_AHB>,
<&clk IMX8MP_GPU_PLL>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_GPU_PLL_OUT>,
<&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <800000000>, <800000000>,
<600000000>, <300000000>,
<600000000>;
};
&ml_vipsi {
assigned-clocks = <&clk IMX8MP_CLK_ML_CORE>,
<&clk IMX8MP_CLK_ML_AXI>,
<&clk IMX8MP_CLK_ML_AHB>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_GPU_PLL_OUT>;
assigned-clock-rates = <800000000>, <800000000>, <300000000>;
};
&pcie{
assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
<&clk IMX8MP_CLK_PCIE_AUX>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL2_50M>;
assigned-clock-rates = <400000000>, <10000000>;
};
&pcie_ep{
assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
<&clk IMX8MP_CLK_PCIE_AUX>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL2_50M>;
assigned-clock-rates = <400000000>, <10000000>;
};
&usb_dwc3_0 {
assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <400000000>;
};
&usb_dwc3_1 {
assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <400000000>;
};
&usdhc3 {
status = "disabled";
};
&vpu_g1 {
assigned-clocks = <&clk IMX8MP_VPU_PLL>, <&clk IMX8MP_CLK_VPU_G1>, <&clk IMX8MP_CLK_VPU_BUS>;
assigned-clock-parents = <0>, <&clk IMX8MP_VPU_PLL_OUT>, <&clk IMX8MP_VPU_PLL_OUT>;
assigned-clock-rates = <600000000>, <600000000>, <600000000>;
};
&vpu_g2 {
assigned-clocks = <&clk IMX8MP_CLK_VPU_G2>, <&clk IMX8MP_CLK_VPU_BUS>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>, <&clk IMX8MP_VPU_PLL_OUT>;
assigned-clock-rates = <500000000>, <600000000>;
};
&vpu_vc8000e {
assigned-clocks = <&clk IMX8MP_CLK_VPU_VC8000E>,<&clk IMX8MP_CLK_VPU_BUS>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>, <&clk IMX8MP_VPU_PLL_OUT>;
assigned-clock-rates = <400000000>, <600000000>;
};
&lcdif1 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_DISP1_PIX>,
<&clk IMX8MP_CLK_MEDIA_AXI>,
<&clk IMX8MP_CLK_MEDIA_APB>;
assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>,
<&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <0>, <400000000>, <200000000>;
};
&lcdif2 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_DISP2_PIX>,
<&clk IMX8MP_CLK_MEDIA_AXI>,
<&clk IMX8MP_CLK_MEDIA_APB>;
assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>,
<&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <0>, <400000000>, <200000000>;
};
&lcdif3 {
assigned-clocks = <&clk IMX8MP_CLK_HDMI_AXI>,
<&clk IMX8MP_CLK_HDMI_APB>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
<&clk IMX8MP_SYS_PLL1_133M>;
assigned-clock-rates = <400000000>, <133000000>;
thres-low = <2 3>; /* (FIFO * 2 / 3) */
thres-high = <3 3>; /* (FIFO * 3 / 3) */
status = "okay";
};
&isi_0 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_AXI_ROOT>,
<&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
assigned-clock-rates = <400000000>, <200000000>;
};
&isi_1 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_AXI_ROOT>,
<&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
assigned-clock-rates = <400000000>, <200000000>;
};
&mipi_csi_0 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <400000000>;
};
&isp_0 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_ISP>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <400000000>;
};
&isp_1 {
assigned-clocks = <&clk IMX8MP_CLK_MEDIA_ISP>;
assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
assigned-clock-rates = <400000000>;
};
&iomuxc {
pinctrl_gpmi_nand: gpmi-nand {
fsl,pins = <
MX8MP_IOMUXC_NAND_ALE__NAND_ALE 0x00000096
MX8MP_IOMUXC_NAND_CE0_B__NAND_CE0_B 0x00000096
MX8MP_IOMUXC_NAND_CE1_B__NAND_CE1_B 0x00000096
MX8MP_IOMUXC_NAND_CE2_B__NAND_CE2_B 0x00000096
MX8MP_IOMUXC_NAND_CE3_B__NAND_CE3_B 0x00000096
MX8MP_IOMUXC_NAND_CLE__NAND_CLE 0x00000096
MX8MP_IOMUXC_NAND_DATA00__NAND_DATA00 0x00000096
MX8MP_IOMUXC_NAND_DATA01__NAND_DATA01 0x00000096
MX8MP_IOMUXC_NAND_DATA02__NAND_DATA02 0x00000096
MX8MP_IOMUXC_NAND_DATA03__NAND_DATA03 0x00000096
MX8MP_IOMUXC_NAND_DATA04__NAND_DATA04 0x00000096
MX8MP_IOMUXC_NAND_DATA05__NAND_DATA05 0x00000096
MX8MP_IOMUXC_NAND_DATA06__NAND_DATA06 0x00000096
MX8MP_IOMUXC_NAND_DATA07__NAND_DATA07 0x00000096
MX8MP_IOMUXC_NAND_RE_B__NAND_RE_B 0x00000096
MX8MP_IOMUXC_NAND_READY_B__NAND_READY_B 0x00000056
MX8MP_IOMUXC_NAND_WE_B__NAND_WE_B 0x00000096
MX8MP_IOMUXC_NAND_WP_B__NAND_WP_B 0x00000096
>;
};
};
|
