blob: c7bfeae30ac7bb72b485647de5596d24cdaaf888 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2017~2019 NXP
*/
#include "imx8qxp-lpddr4-val.dts"
&iomuxc {
pinctrl_lpspi0: lpspi0grp {
fsl,pins = <
IMX8QXP_SPI0_SCK_ADMA_SPI0_SCK 0x6000040
IMX8QXP_SPI0_SDO_ADMA_SPI0_SDO 0x6000040
IMX8QXP_SPI0_SDI_ADMA_SPI0_SDI 0x6000040
>;
};
pinctrl_lpspi0_cs: lpspi0cs {
fsl,pins = <
IMX8QXP_SPI0_CS0_LSIO_GPIO1_IO08 0x21
>;
};
pinctrl_lpspi2: lpspi2grp {
fsl,pins = <
IMX8QXP_SPI2_SCK_ADMA_SPI2_SCK 0x6000040
IMX8QXP_SPI2_SDO_ADMA_SPI2_SDO 0x6000040
IMX8QXP_SPI2_SDI_ADMA_SPI2_SDI 0x6000040
IMX8QXP_SPI2_CS0_ADMA_SPI2_CS0 0x6000040
>;
};
};
&lpspi0 {
fsl,spi-num-chipselects = <1>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_lpspi0 &pinctrl_lpspi0_cs>;
cs-gpios = <&lsio_gpio1 8 GPIO_ACTIVE_LOW>;
status = "okay";
flash: at45db041e@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "atmel,at45", "atmel,dataflash";
spi-max-frequency = <5000000>;
reg = <0>;
};
};
&lpspi2 {
fsl,spi-num-chipselects = <1>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_lpspi2>;
status = "okay";
spidev0: spi@0 {
reg = <0>;
compatible = "rohm,dh2228fv";
spi-max-frequency = <10000000>;
};
};
|
