summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8ulp-9x9-evk.dts
blob: a4c425e088bc8edcea706f03d527beaf0e24061d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

#include "imx8ulp-evk.dts"

/ {
	model = "NXP i.MX8ULP 9X9 EVK";

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power-on {
			label = "PowerOn";
			gpios = <&gpiof 11 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
		};
	};
};

&iomuxc1 {
	pinctrl_sai6: sai6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE10__I2S6_TX_BCLK  0x43
			MX8ULP_PAD_PTE11__I2S6_TX_FS    0x43
			MX8ULP_PAD_PTE14__I2S6_TXD2     0x43
			MX8ULP_PAD_PTE6__I2S6_RXD0 	0x43
		>;
	};
};

&pinctrl_dsi {
	fsl,pins = <
		MX8ULP_PAD_PTF21__PTF21		0x3
	>;
};

&pinctrl_enet {
	fsl,pins = <
		MX8ULP_PAD_PTF9__ENET0_MDC     0x43
		MX8ULP_PAD_PTF8__ENET0_MDIO    0x43
		MX8ULP_PAD_PTF5__ENET0_RXER    0x43
		MX8ULP_PAD_PTF6__ENET0_CRS_DV  0x43
		MX8ULP_PAD_PTF1__ENET0_RXD0     0x43
		MX8ULP_PAD_PTF0__ENET0_RXD1    0x43
		MX8ULP_PAD_PTF4__ENET0_TXEN    0x43
		MX8ULP_PAD_PTF3__ENET0_TXD0    0x43
		MX8ULP_PAD_PTF2__ENET0_TXD1    0x43
		MX8ULP_PAD_PTF7__ENET0_REFCLK  0x43
		MX8ULP_PAD_PTF10__ENET0_1588_CLKIN 0x43
	>;

};

&pinctrl_gpio_keys {
	fsl,pins = <
		MX8ULP_PAD_PTF11__PTF11		0x3
	>;
};

&pinctrl_otgid1 {
	fsl,pins = <
		MX8ULP_PAD_PTE16__USB0_ID	0x10003
		MX8ULP_PAD_PTE18__USB0_OC	0x10003
	>;
};

&pinctrl_otgid2 {
	fsl,pins = <
		MX8ULP_PAD_PTD23__USB1_ID	0x10003
		MX8ULP_PAD_PTE20__USB1_OC	0x10003
	>;
};

&i2c_rpbus_0 {
	fxls8974@18 {
		compatible = "nxp,fxls8974cf";
		reg = <0x18>;
		drive-open-drain;
	};
};

&pinctrl_lpuart6 {
	fsl,pins = <
		MX8ULP_PAD_PTF18__LPUART6_TX    0x3
		MX8ULP_PAD_PTF19__LPUART6_RX    0x3
		MX8ULP_PAD_PTF16__LPUART6_CTS_B 0x3
		MX8ULP_PAD_PTF17__LPUART6_RTS_B 0x3
	>;
};

&lpspi5 { /* conflict with lpuart6 PAD_PTF16-19 */
	status = "disabled";
};

&lpuart6 {
	pinctrl-assert-gpios = <&pca6416_1 10 GPIO_ACTIVE_LOW>;
};

&sai5 {
	status = "disabled";
};

&sai6 {
	#sound-dai-cells = <0>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_sai6>;
	pinctrl-1 = <&pinctrl_sai6>;
	assigned-clocks = <&cgc2 IMX8ULP_CLK_SAI6_SEL>;
	assigned-clock-parents = <&cgc1 IMX8ULP_CLK_SPLL3_PFD1_DIV1>;
	fsl,dataline = <0 0x01 0x04>;
	status = "okay";
};

&btcpu {
	sound-dai = <&sai6>;
};