summaryrefslogtreecommitdiff
path: root/recipes-kernel/linux/files/full-hd.patch
blob: 98cdfe6fe30c5b8294f88ae40bb16ce92ac9b2f3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
diff --git a/arch/arm/mach-tegra/board-apalis_t30-panel.c b/arch/arm/mach-tegra/board-apalis_t30-panel.c
index 0462411..8097b7d 100644
--- a/arch/arm/mach-tegra/board-apalis_t30-panel.c
+++ b/arch/arm/mach-tegra/board-apalis_t30-panel.c
@@ -259,6 +259,7 @@ static struct tegra_dc_mode apalis_t30_panel_modes[] = {
 		.v_front_porch	= 10,		/* lower_margin */
 	},
 #else /* TEGRA_FB_VGA */
+#if 0
 	{
 		/* 800x480@60 (e.g. EDT ET070080DH6) */
 		.pclk		= 32460000,
@@ -396,6 +397,7 @@ static struct tegra_dc_mode apalis_t30_panel_modes[] = {
 		.v_front_porch	= 1,
 //high active vertical sync polarity
 	},
+#endif	
 	{
 		/* 1920x1080p 59.94/60hz EIA/CEA-861-B Format 16 */
 		.pclk		= 148500000,
@@ -476,8 +478,8 @@ static struct tegra_fb_data apalis_t30_fb_data = {
 	.xres		= 640,
 	.yres		= 480,
 #else /* TEGRA_FB_VGA */
-	.xres		= 800,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 #endif /* TEGRA_FB_VGA */
 	.bits_per_pixel	= 16,
 	.flags		= TEGRA_FB_FLIP_ON_PROBE,
@@ -485,8 +487,8 @@ static struct tegra_fb_data apalis_t30_fb_data = {
 
 static struct tegra_fb_data apalis_t30_hdmi_fb_data = {
 	.win		= 0,
-	.xres		= 640,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 	.bits_per_pixel	= 16,
 	.flags		= TEGRA_FB_FLIP_ON_PROBE,
 };
diff --git a/arch/arm/mach-tegra/board-apalis_t30.h b/arch/arm/mach-tegra/board-apalis_t30.h
index 38a86f6..e12ee96 100644
--- a/arch/arm/mach-tegra/board-apalis_t30.h
+++ b/arch/arm/mach-tegra/board-apalis_t30.h
@@ -125,7 +125,7 @@
 #define TDIODE_OFFSET	(10000)	/* in millicelsius */
 
 /* Run framebuffer in VGA mode */
-#define TEGRA_FB_VGA
+//#define TEGRA_FB_VGA
 
 int apalis_t30_regulator_init(void);
 int apalis_t30_suspend_init(void);
diff --git a/arch/arm/mach-tegra/board-colibri_t20-panel.c b/arch/arm/mach-tegra/board-colibri_t20-panel.c
index 6d7ec83..f393b3b 100644
--- a/arch/arm/mach-tegra/board-colibri_t20-panel.c
+++ b/arch/arm/mach-tegra/board-colibri_t20-panel.c
@@ -224,6 +224,7 @@ static struct tegra_dc_mode colibri_t20_panel_modes[] = {
 		.v_front_porch	= 10,		/* lower_margin */
 	},
 #else /* TEGRA_FB_VGA */
+#if 0
 #ifndef CONFIG_ANDROID
 	{
 		/* 800x480@60 (e.g. EDT ET070080DH6) */
@@ -355,6 +356,7 @@ static struct tegra_dc_mode colibri_t20_panel_modes[] = {
 		.v_front_porch	= 1,
 //high active vertical sync polarity
 	},
+#endif	
 	{
 		/* 1920x1080p 59.94/60hz EIA/CEA-861-B Format 16 */
 		.pclk		= 144000000,
@@ -439,8 +441,8 @@ static struct tegra_fb_data colibri_t20_fb_data = {
 	.yres		= 480,
 #else /* TEGRA_FB_VGA */
 #ifndef CONFIG_ANDROID
-	.xres		= 800,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 #else /* CONFIG_ANDROID */
 	.xres		= 1280,
 	.yres		= 720,
@@ -452,8 +454,8 @@ static struct tegra_fb_data colibri_t20_fb_data = {
 
 static struct tegra_fb_data colibri_t20_hdmi_fb_data = {
 	.win		= 0,
-	.xres		= 640,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 	.bits_per_pixel	= 16,
 	.flags		= TEGRA_FB_FLIP_ON_PROBE,
 };
@@ -461,15 +463,15 @@ static struct tegra_fb_data colibri_t20_hdmi_fb_data = {
 static struct tegra_dc_out_pin colibri_t20_dc_out_pins[] = {
 	{
 		.name	= TEGRA_DC_OUT_PIN_H_SYNC,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 	{
 		.name	= TEGRA_DC_OUT_PIN_V_SYNC,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 	{
 		.name	= TEGRA_DC_OUT_PIN_PIXEL_CLOCK,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 };
 
diff --git a/arch/arm/mach-tegra/board-colibri_t20.h b/arch/arm/mach-tegra/board-colibri_t20.h
index b6b5e6a..8e82626 100644
--- a/arch/arm/mach-tegra/board-colibri_t20.h
+++ b/arch/arm/mach-tegra/board-colibri_t20.h
@@ -41,7 +41,7 @@
 
 /* Run framebuffer in VGA mode */
 #ifndef CONFIG_ANDROID
-#define TEGRA_FB_VGA
+//#define TEGRA_FB_VGA
 #endif
 
 int colibri_t20_emc_init(void);
diff --git a/arch/arm/mach-tegra/board-colibri_t30-panel.c b/arch/arm/mach-tegra/board-colibri_t30-panel.c
index ee74874..c08241e 100644
--- a/arch/arm/mach-tegra/board-colibri_t30-panel.c
+++ b/arch/arm/mach-tegra/board-colibri_t30-panel.c
@@ -263,6 +263,7 @@ static struct tegra_dc_mode colibri_t30_panel_modes[] = {
 		.v_front_porch	= 10,		/* lower_margin */
 	},
 #else /* TEGRA_FB_VGA */
+#if 0
 	{
 		/* 800x480@60 (e.g. EDT ET070080DH6) */
 		.pclk		= 32460000,
@@ -400,6 +401,7 @@ static struct tegra_dc_mode colibri_t30_panel_modes[] = {
 		.v_front_porch	= 1,
 //high active vertical sync polarity
 	},
+#endif	
 	{
 		/* 1920x1080p 59.94/60hz EIA/CEA-861-B Format 16 */
 		.pclk		= 148500000,
@@ -480,8 +482,8 @@ static struct tegra_fb_data colibri_t30_fb_data = {
 	.xres		= 640,
 	.yres		= 480,
 #else /* TEGRA_FB_VGA */
-	.xres		= 800,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 #endif /* TEGRA_FB_VGA */
 	.bits_per_pixel	= 16,
 	.flags		= TEGRA_FB_FLIP_ON_PROBE,
@@ -489,8 +491,8 @@ static struct tegra_fb_data colibri_t30_fb_data = {
 
 static struct tegra_fb_data colibri_t30_hdmi_fb_data = {
 	.win		= 0,
-	.xres		= 640,
-	.yres		= 480,
+	.xres		= 1920,
+	.yres		= 1080,
 	.bits_per_pixel	= 16,
 	.flags		= TEGRA_FB_FLIP_ON_PROBE,
 };
@@ -498,15 +500,15 @@ static struct tegra_fb_data colibri_t30_hdmi_fb_data = {
 static struct tegra_dc_out_pin colibri_t30_dc_out_pins[] = {
 	{
 		.name	= TEGRA_DC_OUT_PIN_H_SYNC,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 	{
 		.name	= TEGRA_DC_OUT_PIN_V_SYNC,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 	{
 		.name	= TEGRA_DC_OUT_PIN_PIXEL_CLOCK,
-		.pol	= TEGRA_DC_OUT_PIN_POL_LOW,
+		.pol	= TEGRA_DC_OUT_PIN_POL_HIGH,
 	},
 };
 
diff --git a/arch/arm/mach-tegra/board-colibri_t30.h b/arch/arm/mach-tegra/board-colibri_t30.h
index 745d2a4..a243175 100644
--- a/arch/arm/mach-tegra/board-colibri_t30.h
+++ b/arch/arm/mach-tegra/board-colibri_t30.h
@@ -68,7 +68,7 @@
 #define TDIODE_OFFSET	(10000)	/* in millicelsius */
 
 /* Run framebuffer in VGA mode */
-#define TEGRA_FB_VGA
+//#define TEGRA_FB_VGA
 
 int colibri_t30_regulator_init(void);
 int colibri_t30_suspend_init(void);