summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2015-01-27drm/i915: Kill check_power_well() callsVille Syrjälä
2014-11-17drm/i915: drop WaSetupGtModeTdRowDispatch:snbDaniel Vetter
2014-09-29drm/i915: Don't spam dmesg with rps messages on vlv/chvVille Syrjälä
2014-09-29Revert "drm/i915/bdw: BDW Software Turbo"Daniel Vetter
2014-09-19drm/i915: Limit the watermark to at least 8 entries on gen2/3Ville Syrjälä
2014-09-04drm/i915: Reset power sequencer pipe tracking when disp2d is offVille Syrjälä
2014-09-03drm/i915: Rename global latency_ns variableChris Wilson
2014-09-03drm/i915: Disable trickle feed for gen2/3Ville Syrjälä
2014-09-03drm/i915: Fix gen2 planes B and C max watermark valueVille Syrjälä
2014-09-03drm/i915: Init some CHV workarounds via LRIs in ring->init_context()Ville Syrjälä
2014-09-03drm/i915: Warn about odd rps values on CHVVille Syrjälä
2014-09-03drm/i915/bdw: BDW Software TurboDaisy Sun
2014-09-03drm/i915: Populate mem_freq in init_gt_powerwave()Ville Syrjälä
2014-09-03drm/i915/bdw: Apply workarounds in render ring init functionArun Siluvery
2014-09-03drm/i915: FBC flush nuke for BDWRodrigo Vivi
2014-09-03drm/i915: rename gen8_init_clock_gating to broadwell_init_clock_gatingPaulo Zanoni
2014-09-03drm/i915: call lpt_init_clock_gating on BDW tooPaulo Zanoni
2014-09-03drm/i915: Bring UP Power Wells before disabling RC6.Deepak S
2014-09-03drm/i915: Use dev_priv as first argument of for_each_pipe()Damien Lespiau
2014-09-03drm/i915: Add 180 degree primary plane rotation supportSonika Jindal
2014-09-03Merge tag 'drm-intel-next-2014-09-01' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-08-26Merge tag 'drm-intel-next-2014-08-08' of git://anongit.freedesktop.org/drm-in...Dave Airlie
2014-08-11drm/i915: Remove set but unused 'gt_perf_status'Damien Lespiau
2014-08-08Merge tag 'drm-intel-fixes-2014-08-08' of git://anongit.freedesktop.org/drm-i...Linus Torvalds
2014-08-08drm/i915: Add sprite watermark programming for VLV and CHVGajanan Bhat
2014-08-08drm/i915: Round-up clock and limit drain latencyGajanan Bhat
2014-08-08drm/i915: Generalize drain latency computationGajanan Bhat
2014-08-08drm/i915: Polish the chv cmnlane resrt macrosVille Syrjälä
2014-08-08drm/i915: Hack to tie both common lanes together on chvVille Syrjälä
2014-08-08drm/i915: Add cherryview_update_wm()Ville Syrjälä
2014-08-08drm/i915: Update DDL only for current CRTCGajanan Bhat
2014-08-08drm/i915: Parametrize VLV_DDL registersVille Syrjälä
2014-08-08drm/i915: Fill out the FWx watermark register definesVille Syrjälä
2014-08-08drm/i915: Introduce FBC False Color for debug purposes.Rodrigo Vivi
2014-08-08drm/i915: Split a few long debug printsVille Syrjälä
2014-08-08drm/i915: Add chv port D TX wellsVille Syrjälä
2014-08-08drm/i915: Add chv port B and C TX wellsVille Syrjälä
2014-08-08drm/i915: Add per-pipe power wells for chvVille Syrjälä
2014-08-08drm/i915: Add disp2d power well for chvVille Syrjälä
2014-08-08drm/i915: Add chv cmnlane power wellsVille Syrjälä
2014-08-08drm/i915: Add chv_power_wells[]Ville Syrjälä
2014-08-07Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds
2014-08-07drm/i915: Fix threshold for choosing 32 vs. 64 precisions for VLV DDL valuesVille Syrjälä
2014-08-07drm/i915: Fix drain latency precision multipler for VLVZhenyu Wang
2014-08-07drm/i915: Tune down MCH_SSKPD values warningDaniel Vetter
2014-08-07drm/i915: Tune done rc6 enabling outputDaniel Vetter
2014-07-23drm: i915: Use nsec based interfacesThomas Gleixner
2014-07-23drm/i915: add helper for checking whether IRQs are enabledJesse Barnes
2014-07-23drm/i915: extract and improve gen8_irq_power_well_post_enablePaulo Zanoni
2014-07-23drm/i915: Use genX_ prefix for gt irq enable/disable functionsDaniel Vetter
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-12 06:18:57 +0000